IXP1200

From View

Revision as of 15:19, 12 October 2006; view current revision
←Older revision | Newer revision→
Jump to: navigation, search

Contents

[edit]

Number of Processors

6 Microengines 1 StrongArm

[edit]

Basic Processing Element(s)

Microengines - 5 stage RISC cores with instruction sets tuned for packet processing

[edit]

Interconnect and Topologies

[edit]

Memory Structure and Hierarchy

[edit]

Special Purpose Hardware Units

[edit]

I/O and Peripherals

[edit]

Process Technology

[edit]

Die Size

[edit]

Power Dissipation

[edit]

Program Model

[edit]

Software Development Environment

Retrieved from "http://view.eecs.berkeley.edu/wiki/IXP1200"